Quantcast
Channel: Jason Andrews Blog
Browsing all 33813 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

memristors

Hi, I am Bindu. I am a beginner in cadence. please suggest the tools required to design memristor crossbar architecture in cadence. And how to purchase them thier system configurations etc. Please help...

View Article


Image may be NSFW.
Clik here to view.

RE: Move or copy across layout hierarchy

[quote userid="367050" url="~/cadence_technology_forums/f/custom-ic-skill/40197/move-or-copy-across-layout-hierarchy/1357026#1357026"]Come on. I'm looking for a better solution on a SKILL forum[/quote]...

View Article


Image may be NSFW.
Clik here to view.

RE: Move or copy across layout hierarchy

Agreed. I did not mean to hurt anyone here.

View Article

Image may be NSFW.
Clik here to view.

NC Verilog issue

Hi, I am using NC Verilog for verification to my IP design, but I unable to run system_Verilog fils in that, So, how can I run system Verilog fils in NC Verilog tool? what is the command for that?...

View Article

Image may be NSFW.
Clik here to view.

RE: Ideal differential mixer model in rflib

I found following code is available in sematicscholar , not sure if this can help. module mixerverilog (RFINP, RFINM, LOINP, LOINM, MIXOUTP, MIXOUTM); output MIXOUTP, MIXOUTM; input RFINP, RFINM,...

View Article


Image may be NSFW.
Clik here to view.

RE: Generate SDF for custom digital layout

I cannot imagine that this is the very first time that someone is trying to create an SDF file from a custom layout made in Virtuoso. Hasn't anyone tried this before? I suspect that what I am asking...

View Article

Image may be NSFW.
Clik here to view.

Whiteboard Wednesdays - Standalone AI Processor: Tensilica DNA 100 Processor...

In this week's Whiteboard Wednesdays episode, Megha Daga Megha Daga describes the new Tensilica DNA 100 Processor IP for on-device AI. This AI processor delivers industry leading high performance and...

View Article

Image may be NSFW.
Clik here to view.

The New Tensilica DNA 100 Deep Neural-network Accelerator

Today, at the beautiful Tegernsee resort outside Munich in Germany, Cadence announced their latest processor IP, the Tensilica DNA 100 Deep Neural-network Accelerator. This is a highly scalable...

View Article


Image may be NSFW.
Clik here to view.

RE: Generate SDF for custom digital layout

Two other possibilities I have thought of are: a) Use PVS - Quantus QRC in order to extract SPEF files from my design and then use them in order to manually create my SDF file. b) Import my Virtuoso...

View Article


Image may be NSFW.
Clik here to view.

RE: usim_trim to change block parameter multiplicity (m)

Hi Andrew, When I use trim1 alter sub=X8SEG\ .XSEG\ param=m value=4 , I have no warning in the log file and the command line is taken in consideration because when I look into netlistSuffix...

View Article

Image may be NSFW.
Clik here to view.

RE: usim_trim to change block parameter multiplicity (m)

If this is an issue, please contact customer support . I don't think there's anything in the post you referenced which is relevant here, and the workaround of using controlMode batch isn't going to...

View Article

Image may be NSFW.
Clik here to view.

RE: How to Hide Hierarchical Ports for Isolated Power Rails

Sorry I don't have a solution for you. I'll add a vote that we need one though. I've been using this same messy workaround for some time - either leaving hierarchical pins unconnected or deleting them...

View Article

Image may be NSFW.
Clik here to view.

RE: How to delete components using script

3rd party netlist is fast $PACKAGES $DELETE C1 C2 C3

View Article


Image may be NSFW.
Clik here to view.

RE: How to Hide Hierarchical Ports for Isolated Power Rails

If you connect a Net to a Symbol, it becomes public, that isn't what you want in this case, and why you get the warning reported. So, don't connect a symbol and the Net will remain private to the block...

View Article

Image may be NSFW.
Clik here to view.

Seeing Sound

You may know something about deep learning and machine learning when it comes to visual applications. Using various filters (or convolutions) and other methods of interpreting visual data, the layers...

View Article


Image may be NSFW.
Clik here to view.

Using an OCEAN script to select different simulation views

I come from a background where pretty much all aspects of a simulation were controlled via scripts and not GUIs. Is there a way in OCEAN to define and manipulate the simulation views e.g. as the...

View Article

Image may be NSFW.
Clik here to view.

RE: PicknPlace File generated from Orcad Layout is not in correct format

I tried doing this. However, how you figure out the correct insertion origin? I understand you can center it in the footprint library, but how can you translate that to the insertion origin that the...

View Article


Image may be NSFW.
Clik here to view.

RE: How to backreference named captures in pcreSubstitute

Hi Andrew, Sorry for the late reply--there have been some rather distracting events at my employer recently, but I wanted to be sure to thank you for your detailed answer. After discussing the matter...

View Article

Image may be NSFW.
Clik here to view.

RE: PicknPlace File generated from Orcad Layout is not in correct format

Also,when I select a part and change the footprint, is it possible so that the component I selected doesn't move from it's previous location ?

View Article

Image may be NSFW.
Clik here to view.

RE: Voltus: how to generate the "DFII Layer Map File"?

More PCB can access the site http://www.pcbindex.com PCBINDEX was founded in 2006,Headquartered in Shenzhen, China. With over ten years of experience in PCB(including PCB prototype) field, we are...

View Article
Browsing all 33813 articles
Browse latest View live