NC Verilog issue

Hi, I am using NC Verilog for verification to my IP design, but I unable to run system_Verilog fils in that, So, how can I run system Verilog fils in NC Verilog tool? what is the command for that? Thanks & Regards, praveen