Clik here to view.
RE: Copy variable value from ADE to schematic
Is it possible to do the same with Design Variables? I have global variables and want to overwrite the schematic with them. but i would also like to keep my schematic WITH the variables in order to do...
View ArticleClik here to view.
RE: How can stop gerber data release with same name in same location in...
Look at the Gerber Parameters form, here you can set a prefix and suffix value so consider jobname- and -issue1 so your films are named jobname-TOP-issue1, once the artworks have been generated just...
View ArticleClik here to view.
RE: Copy variable value from ADE to schematic
Hi Christoff, I'm not sure I fully understand your question. Are you asking whether it's possible to do 'Copy to Cellview' from global variables or design variables(local variables)? 'Copy to Cellview'...
View ArticleClik here to view.
RE: Coverage not getting hit when trying with IUS simulator
Here is the complete code I generated based on your example: typedef enum bit {READ, WRITE} cmd_e; typedef enum bit {ABC, XYZ} data_e; class xact_c; rand cmd_e cmd; bit set_ccc; rand data_e data_type;...
View ArticleClik here to view.
Longer Computation time in innovus
Hello, Why does innovus tool take longer runtime to perform placement and routing operation, I am working in 22nm process node with a total gate count of 1009191? Regards Suhas.S
View ArticleClik here to view.
Verilog A to symbol
Hi, Im trying to make symbol using verilog A, the design is actually formed using 3 files; so in the beginning I have included the file using " 'include abd.vams" but while compling it seems that its...
View ArticleClik here to view.
RE: skill code for layout area estimates
Sounds like a pretty complex layout automation you are building there. We had one built in a prior job, pcells can be tricky. if you search for cdfgForm in Virtuoso->Help->Virtuoso Documentation,...
View ArticleClik here to view.
RE: attach label to a pin as a 'children'
I think Andrew's post answered the question well. If you use SKILL IDE for development, performing a LINT over the procedures would have flagged warnings, such as cv used but never defined, etc. Regards!
View ArticleClik here to view.
RE: Importing PADS footprint into Allegro 17.2
Hello, the library translator from pads to Allegro or OrCAD PCB Editor 17.2, work well and fine. Follow this steps: 1- In pads library manager select one lib for example LIBRARY01, then select ALL...
View ArticleClik here to view.
via connection quandary
I made a four layer board. I also made a shape in layer 2 that I defined as ground (0V) I need to perforate the “ground” plane with vias to connect layer 1 to layers 3 and 4 without making contact with...
View ArticleClik here to view.
RE: Allegro Context Menu Disabled(grayed out) after update to QIR5
I moved the whole SPB folder (wich contained pcbenv folder). The problem remained for me. It seem that the only solution is to update ISR037 (current install version is ISR035)
View ArticleClik here to view.
RE: Importing PADS footprint into Allegro 17.2
Hi, is the translator able to translate the swappability of gates and pins that are inside the .p file from Pads? Is the program generate the correct device file? With the test that i have done, it...
View ArticleClik here to view.
Editing Signal names in ViVA
Hi, Is there any way to edit the signal name properties (such as font, size, color bold etc ) in the Virtuoso Visualization and Analysis (ViVA) graph window. I can see the option to edit the signal...
View ArticleClik here to view.
PSS not completing in post extraction design
I want to run PSS, Pnoise and Pstb analysis on my design. The problem is PSS doesn't complete when I used netlist created from QRC extracted design (i.e. after layout). All the above analysis run if I...
View ArticleClik here to view.
RE: Importing PADS footprint into Allegro 17.2
Hi (CIAO) Livio Valerio, the translator extract PCB Symbols. Symbols in Allegro OrCAD PCB Editor are the same as called "decals" in pads. For swap pin and gate in PCB Editor, you need to define it on...
View ArticleClik here to view.
RE: Verilog A to symbol
Hi, It looks to me like the file cannot be found. You can either include the absolute path to the file, 'include /abd.vams , or you can keep the include statement as it is and use the UNIX env variable...
View ArticleClik here to view.
MP3302 LED driver circuit diagram
MP3302 is a boost converter IC specifically designed for LED drive applications (check out if need to pick up this: led driver basics and its circuit design guide...
View ArticleClik here to view.
RE: How to read label inside a particular instance and check its connectivity...
The instance which I am using is just some set of layers or pcell, It does not have any schematic. Labels are placed in that instance master cell to identify gate, source and drain area. Those labels...
View ArticleClik here to view.
RE: File status (checkedout/checkedin/unmanaged)
Very helpful! Thanks :-) One more question: I cannot find the "Cadence Application Infrastructure User Guide". Can you please send a link?
View ArticleClik here to view.
RE: Editing Signal names in ViVA
Hi Vijay, In IC617 ISR9 & onwards, you can edit the trace legend font (style & size) through the GUI. In ViVA menu, select Graph -> Properties or press Shift+Q to open the 'Graph Properties'...
View Article