Clik here to view.
RE: best resources and RAKs on Verilog A, Verilog AMS and AMS designer, ADE...
Did you try going to support.cadence.com? In the Resources menu at the top, going to Rapid Adoption Kits, and then searching for (say) AMS Designer, ADE Assembler or Simvision (in the "Search in Rapid...
View ArticleClik here to view.
RE: Footprint naming for like footprints with different pins missing
I'm a big advocate of correct (or at least consistent) footprint naming. However, at this level, of detail, you can probably revert to any scheme you like (that is consistent with your own library...
View ArticleClik here to view.
RE: Capture CIS Lite 17.2 issue: "ERROR(ORCIS-6016)" on save
Thank you so much for the information. I ran in to the same problem and had clue as to how to fix it. Your post was the first thing I came across and it resolved the problem fist time. Thanks again,...
View ArticleClik here to view.
Unable to import IBIS model into model editor
Hi, I tried importing the IBIS model into model editor by selecting the IBIS model. once I select the IBIS file and click on OK. I get the following error as shown in attachment do help me resolve the...
View ArticleClik here to view.
RE: Unable to import IBIS model into model editor
Which exact version are you running? There have been some parser updates along the way which might be the cause, or the parser doesn't recognise the format as a valid IBIS file. Post the IBIS file if...
View ArticleClik here to view.
RE: Unable to import IBIS model into model editor
I m using version 17.2. PFA of IBIS model of AFE4490 community.cadence.com/.../AFE4490_5F00_IBIS.zip
View ArticleClik here to view.
Virtuoso XL: Pins are preventing Analog Adjust Cell Sides from adjusting...
I'm currently using Virtuoso XL version IC6.1.7-64b.500.6 to do custom analog layout. I'm fairly new to IC6, and I do not have any corresponding Cadence schematics for my layout. I have three pins...
View ArticleClik here to view.
RE: Having procedure describe the file in which it was generated.
Hi Lior, First of all, if the code is loaded with "debugMode" enabled (sstatus "debugMode" t) then you can do: whereIs(myFunc) and it will tell you where it was defined (it stores some properties on...
View ArticleClik here to view.
Convert M1 bBox coordinates inside a hierarchy to upper hierarchy coordinates
I have a list called "A" of bBoxes of M1 metal shapes from inside a pCell. Lets consider the lowest hierarchy (deepest hierarchy) ie the hierarchy where the pCell is also flat as Hierarchy(X). I want...
View ArticleClik here to view.
RE: Having procedure describe the file in which it was generated.
Hi Andrew. I was just about to reply that I got this working, like what you have suggested. And yes, it would appear that the debug is a better approach. Is there a course in these advanced subjects? I...
View ArticleClik here to view.
RE: Having procedure describe the file in which it was generated.
Hi Lior, The read-time eval was documented as a result of your case 46018509 (CCR 1619877) and is documented from IC617 ISR7 onwards in the Advanced Topics chapter of the SKILL Language User Guide. It...
View ArticleClik here to view.
Counter Bore/Sink From Opposite Side
Hi Folks, Anyone use the new feature which allow you to define the counter bore/sink in the Padstack editor? Right now it is allowing you to define it from Top side but if i need it to define from...
View ArticleClik here to view.
RE: adexl calculator skill function to find string
Hi Andrew, Thank you for your help. This is exactly what I was searching for. This example works well for the spectre simulations, but unfortunately I get evaluation errors while running it as AMS. To...
View ArticleClik here to view.
RE: Convert M1 bBox coordinates inside a hierarchy to upper hierarchy...
OK, so if you have a single bBox you'd do: dbTransformBBox(bBox inst~>transform) where inst was the instance id of the instance of the pcell. So I mean that inst is an instance in hierarchy X-1, and...
View ArticleClik here to view.
RE: best resources and RAKs on Verilog A, Verilog AMS and AMS designer, ADE...
Hello Mr. Beckett. Thanks for the reply. I have found a reference document on the support site for verilog A which is proving useful. Since there are a lot of them, I will go through the search results...
View ArticleClik here to view.
RE: Footprint naming for like footprints with different pins missing
Yeah... that works. I did see the IPC docs talk about using A, B, C, etc., but I was afraid I'd regret that in the future. Maybe not. Thanks Dave!
View ArticleClik here to view.
Custom HTML reports in 17.2
I have written some nice reports for internal use, both text reports and HTML reports. Both displayed fine in 16.6. In 17.2, my text reports are still OK but the HTML reports just display the raw HTML...
View ArticleClik here to view.
RE: Custom HTML reports in 17.2
I can't help at this time other than to say that I have obeserved the same behaviousr and have unset allegro_html_qt in my site env file. No doubt there is a syntax that works but I haven't had time to...
View ArticleClik here to view.
RE: Custom HTML reports in 17.2
Alright then. Not just me. I submitted a case with COS and will follow up with any helpful response.
View ArticleClik here to view.
RE: Preserving color when flattening
Thank you, Andrew. I am embarrassed that I did not check the documentation first. (I made the mistake of trusting secondhand information, in spite of Ian Malcolm's famous quote, "people are full of...
View Article