Clik here to view.
What's For Breakfast? Video Preview October1st to 5th 2018
https://youtu.be/dRLFFPgTjRM Coming from Times Square NY (camera Carey Guo) Monday: GlobalFoundries Executive Team Explain the Pivot Tuesday: EDPS: Experience Teaching Undergraduates EDA Wednesday:...
View ArticleClik here to view.
Clik here to view.
Problem with Calculator in ADE - Not showing
Hello Everyone, I am using Cadence Virtuoso through a server (using Putty and Xming), on a Windows 10 laptop. Everything was working fine and suddenly when I tried to open the Calculator, the windows...
View ArticleClik here to view.
RE: Problem with Calculator in ADE - Not showing
I've not seen this, but knowing which version of Virtuoso you're using would help (Help->About in the CIW will tell you the subversion number). Essentially this is very likely to be an issue with...
View ArticleClik here to view.
RE: Problem with Calculator in ADE - Not showing
Dear Andrew, Thank you for the reply. I am using version IC6.1.5.500.15. Yes, I have the same feeling that this issue is related with the X server. But what is weird is that I just tried using vnc and...
View ArticleClik here to view.
RE: OrCAD capture Netlisting error
I just ran into this problem. I was able to "fix" it by restarting Capture. No idea what caused it but the issue came about when I was working with a hierarchical schematic too.
View ArticleClik here to view.
Differences in resistor noise Verilog-A model
For noise simulation of VerilogA in Spectre, I try to simulate the thermal noise of a resister. Following are four different ways of coding and the outputs are different. Code 1 module res (p, n);...
View ArticleClik here to view.
CDNLive India 2018...err...Recorded, Not Live
Better late than never! If you missed CDNLive India 2018 which took place on Sep 6 & 7, here are two fun videos that cover all the highlights. Day 1 https://youtu.be/QDuYxjGIYmQ Day 2...
View ArticleClik here to view.
RE: Code/Command to Differentiate Between 17.2 and 16.6
In the original psm (or bsm,ssm) files there is an version id. Perhaps you can use this? It is located in the file at offset 251, and then 5 characters. A possible way to extract this : dir =...
View ArticleClik here to view.
how to sweep an equation which is formed using variables?
Hi I created an inverter with pmos and nmos and declared their widths as variables (Wp, Wn) by keeping the lengths constant. Now I want to plot VOUT vs VIN for different values of Wp/Wn ratio instead...
View ArticleClik here to view.
How to setup "the static shape parameter" via Skill?
Hi, Could anyone tell me how to setup the static shape parameter via skill in SPB16.6? axlGetParam() & axlSetParam()? I want to define the Suppress shapes less than :0 mil under Void controls and...
View ArticleClik here to view.
gm vs id plot for MOS transistor
I want to plot gm (y-axis) vs id (x-axis) for a transistor. Google search shows me how to plot gm/id vs vgs or gm vs vgs but not the gm vs id, i. e., the value of gm sweeping id. Can anyone help me to...
View ArticleClik here to view.
RE: gm vs id plot for MOS transistor
A couple of ways: The most direct would probably be to have a current source in series with the drain of the transistor, and sweep that. The current through the current source would be the same as the...
View ArticleClik here to view.
RE: how to sweep an equation which is formed using variables?
You could define your variable Wp to be (say) ratio*Wn and then sweep ratio for a fixed Wn. Does that do what you want? That seems fairly obvious, so maybe I've not understood your question. Regards,...
View ArticleClik here to view.
Figure-Skating Champion Wins Kaufman Award
I never went to journalism school, but people get taught to open biographical articles with some anecdote to hook the reader's attention. Such as our subject got kicked out of school in 3rd grade. Or...
View ArticleClik here to view.
RE: Differences in resistor noise Verilog-A model
I split this into a separate post because it broke the Forum Guidelines by being about a different topic (yes, both questions were on Verilog-A, but that's really where the similarity ended; putting...
View ArticleClik here to view.
Model Selector question
Hi, Is there a way to invoke model selector during SI model device assignment in Capture? It assigns using the first available model of the component. Thanks
View ArticleClik here to view.
RE: Code/Command to Differentiate Between 17.2 and 16.6
dbstat gives you this. Pipe the output to a file and read that to give the database version of the design. system("dbstat -v mySymbol.psm >mySymbol.dat")
View ArticleClik here to view.
RE: How to setup "the static shape parameter" via Skill?
Ignore my previous reply (for 17.2). In 16.6 I did it using axlExportXmlDBRecords and axlImportXmlDBRecords.
View ArticleClik here to view.
How to change the simulator via skill in ADE-L?
Hi All I am currently writing a script to export the necessary input files for the amsd block in the AMS simulation. On the other hand, I need some pre-configuration through the config file to get the...
View Article