Clik here to view.
How do I change drill hole size for VIA on ORCAD layout 16 ?
I want to preface this by saying that I'm very new at PCB design so please bear with me . The error I received from FAB manufacturer was this:" While performing DFM validation we observed that under...
View ArticleClik here to view.
RE: how to report net names connected to transistors for a channel connected...
Hi Satendra, Try this SKILL code. Hope this help. procedure(nt() cv = geGetEditCellView() netName = "input-b" net=dbFindNetByName(cv netName) when(net foreach(instTerm net~>instTerms printf("\n Pin...
View ArticleClik here to view.
RE: OrCAD Layout .MAX to .BRD (Allegro) OrCAD 17.2 . Conversion?
I am up to date on my installs and fixes (SPB17.20.042) and I can not find that option available in my drop down.
View ArticleClik here to view.
WriteFlowTemplate command for Innovus 17.12
Hey there, I'm trying to load the examples for the Foundational Flows in Innovus, and running the 'writeFlowTemplate' command is giving 0 errors, but not creating the expected directories with the...
View ArticleClik here to view.
RE: Cannot overwrite default layout bindkey in ICADV
Hi Daron You should use small letter "h" and not big "H" in hiSetBindKeys cmd: hiSetBindKeys( "Layout" list( list("Ctrl h " "getCurrentWindow()->segSnapMode = \"anyAngle\"...
View ArticleClik here to view.
CDNLive Taiwan – Cadence User Conference 2018
Date : August 14, 2018 Location : Hsinchu, Taiwan Agenda The Cadence User Conference, CDNLive Taiwan, on August 14, 2018, was a popular and successful event with over 1000 attendees. In addition, the...
View ArticleClik here to view.
RE: Is it possible show origin in Allegro
I was referring to having the footprint origin visible while working with a layout (.BRD)-file. This cannot be done although the footprint origin sub class exists. This is particularly annoying when...
View ArticleClik here to view.
RE: OrCAD Layout .MAX to .BRD (Allegro) OrCAD 17.2 . Conversion?
You need to setup the preference, as described in my previous post, and then restart PCB Editor to get the menu option enabled under CAD Translators.
View ArticleClik here to view.
RE: How do I change drill hole size for VIA on ORCAD layout 16 ?
You need to change the DRILL parameter for the drill size, the DRILLDWG is just the drill symbol in the drill chart. For a drill of 12, it looks like you need a pad of, at least, 18 (probably more to...
View ArticleClik here to view.
RE: Is it possible show origin in Allegro
The Package Geometry / Body Center subclass exists as a default in the Symbol Editor but, like every other subclass in PCB Editor, there won't be any objects on the subclass unless "something" gets...
View ArticleClik here to view.
RE: Linux - PowerSI 2017 issues
You need to contact Cadence support about this issue since it seems likely that SuSE 15 doesn't have the required C++ libraries, only SuSE11 is listed as supported for Sigrity 2017 and SuSE 11 and 12...
View ArticleClik here to view.
RE: Is there a way to generate Gaussian random numbers in Ocean/Skill?
Hi, i think you can create using random() a (nearly ?) uniform distributed random variable. By using two uniform distributed random variables and Box-Muller transform you can create two normal...
View ArticleClik here to view.
RE: Is there a way to generate Gaussian random numbers in Ocean/Skill?
Yes - agreed that you can always use existing box-car random numbers and, if you write your own function, make something that yields a a normal distribution. However, it's such a fundamental thing...
View ArticleClik here to view.
Jobs: Printer, Baker, Chocolatier, Caver
Yesterday I covered my first job, as a farm-hand . Today I'll cover some other jobs that I've had that taught me a lot about different aspects of life. I do think everyone benefits from working in jobs...
View ArticleClik here to view.
Automating STEP export
Hello, I am looking to write a script that will create STEP file and .zip it. Is there a function related to this? Thanks, -Arash
View ArticleClik here to view.
RE: Is there variable to define via used or omitted
The viaSetDefaultValidViaDefs does not seem to set the vias when I use leHiCreateVia. All the vias are listed in the via options menu I would prefer to define the via when cadence is starting in the...
View ArticleClik here to view.
Clik here to view.
RE: Automating STEP export
Hey Dave, Could you please elaborate on that? I am new to SKILL and have no idea what that is. Cheers
View ArticleClik here to view.
Auto routing constraints in cadence virtuoso
I would like to know what type of constraints could be set in the auto router tool in virtuoso ADE GXL. I am working on optimum routing solution for our technology where we are using our own developed...
View ArticleClik here to view.
RE: Automating STEP export
Find the help files for batch utilities in \share\pcb\batchhelp Look at the step_out.txt help file. This will tell you the syntax of the command that you need to use. Once you have developed your...
View Article