thanks Saloni, looks like it. if I put in a VerilogA instance in, it'll see it in the hierarchy editor. it doesn't do the same thing if I instantiate a Verilog module (I do have connectLib available). anyway, thanks a lot, David![]()
↧