RE: possible to instantiate Verilog module in VerilogA?

Hi David, Only verilogA or spice blocks can be instantiated in a hierarchical verilogA module, so you cannot instantiate a verilog module. Regards, Saloni