Clik here to view.
RE: BGA Generating Footprint With both blind and thru fanout
Which exact version of 16.6 are you running? latest version is 16.6-2015.s107
View ArticleClik here to view.
RE: Dynamic Shape loses connectivity after stretch
Steve, I updated to latest release (very nice the new interface) but the problem is still there. I tried to delete and draw the shape again. The shape loses its connectivity when it is reduce reduced...
View ArticleClik here to view.
Clik here to view.
Orcad CIS database Microsoft Access Error.
I am able to open CIS explorer to see folders which were pulled from from My Access Database but I have the following errors that appear: ODBC Error Description:...
View ArticleClik here to view.
RE: Dynamic Shape loses connectivity after stretch
Leron - Sometimes same net drc settings for shape to shape or pin can cause this. You can also try changing the shape type to static after you stretch it. That should keep the shape visible.
View ArticleClik here to view.
RE: Dynamic Shape loses connectivity after stretch
Hi, The "Suppress shapes less than" option under Global Dynamic Shape Parameters does control when a dynamic shape is suppressed on the canvas, it is not a setting for artwork output. Seeing that you...
View ArticleClik here to view.
RE: nthelem( list ) vs cadr( list )
Hi Lior, I wouldn't worry about it. I just profiled running each of nthelem(2 lst) nth(1 lst) and cadr(lst) 100 million times, and from two experiments of each I saw: cadr: 12.12 12.12 nthelem: 13.11...
View ArticleClik here to view.
RE: Orcad CIS database Microsoft Access Error.
Note to the person who submitted this - it got flagged as spam (and went into moderation) because there is a lot of repeated text (not your fault) in the message, and this gets automatically recognised...
View ArticleClik here to view.
RE: Orcad CIS database Microsoft Access Error.
Andrew Thank You. Also guys this was a really bad problem and I went through and sought help from Cadence Support on it, I will try and relay what exactly the problem was and how it was solved in order...
View ArticleClik here to view.
Multi Dimensional Dynamic Array Constraint support Issue in System Verilog/UVM
I've the below example for multi dimensional dynamic array randomization; Class base extends uvm_sequence_item ; ...... rand integer array_of_frames[][][]; rand int frame_height; rand int frame_width;...
View ArticleClik here to view.
How to select instances/figures from a schematic opened in the background?
Hi Skill experts, Can someone suggest a way to select instances/figures from a schematic I opened using dbOpenCellViewByType() function? I want my skill script to create a new schematic, use some other...
View ArticleClik here to view.
RE: How to turn via merging off
Hello, I would check the BB Via Stagger constraints to see what it is set to. It will need to be set something greater than "0" to prevent them from stacking on top of each other during Slide. This can...
View ArticleClik here to view.
RE: Multi Dimensional Dynamic Array Constraint support Issue in System...
Hello Mahesh. Dynamic arrays do not get allocated by randomisation, so based on the small snippet of code you've shared, the array_of_frames will still be empty after the randomize() call. I assume you...
View ArticleClik here to view.
RE: How to select instances/figures from a schematic opened in the background?
What exactly do you mean with 'Select' - 'select' normally refers to clicking on a figure (which is not necessarily an instance - could also be a shape or via for example) in a graphic environment and...
View ArticleClik here to view.
RE: PAC + PSS for a single-inductor multiple-output (SIMO) converter with...
Thank you very much, Andrew.
View ArticleClik here to view.
component index in netlist
Hi all I'm trying to understand the netlist file generated by Orcad capture. see screenshot what does "I505679590" define and how can i find it of other components? many thanks
View ArticleClik here to view.
Advantages of High Speed Option?
We are attempting to justify buying the High Speed Option for Allegro 17.2. I can find the lists of improved functionality, but I need to write up a presentation that states in layman's terms what we...
View ArticleClik here to view.
RE: Liberate for .lib generation of D flip flop
I split your question into a new thread. The forum guidelines tell you not to keep posting new (unrelated) questions in an existing thread, as it makes it very hard for anyone else to benefit from them...
View ArticleClik here to view.
Trace Length Matching
Is there an "automated" way to match trace lengths (defined in a match group) other then setting the longest trace as the "target" and then using the manual slide tune tool to bring all of the traces...
View ArticleClik here to view.
RE: Recommended method of defining generic microvia padstack
The reason why the first method didn't work is because I didn't have the correct layers selected so PCB Editor thinks I want the via all the way through the PCB. Not exactly sure how at 2:16 in this...
View Article