Quantcast
Channel: Jason Andrews Blog
Browsing all 33813 articles
Browse latest View live
↧

Image may be NSFW.
Clik here to view.

Get all shapes in a specific layer hierarchically

Hello, I build a script based on ABflattenLayer.il ( https://groups.google.com/forum/#!topic/comp.cad.cadence/Ntgy24-pOFE) in order to get all shapes in a specific layer hierarchically. Is it possible...

View Article


Image may be NSFW.
Clik here to view.

How to convert GDS file in to a readable file.

Hi, When we export GDS in icfb it will export an compressed file which we cant read . Is there any way to export GDS which can be readable or to convert a compressed GDS to readable GDS. I tried to...

View Article


Image may be NSFW.
Clik here to view.

RE: Get all shapes in a specific layer hierarchically

Perhaps you could either use the code in this article (you could always adapt it if you don't need the merge part)? Regards, Andrew.

View Article

Image may be NSFW.
Clik here to view.

RE: How to convert GDS file in to a readable file.

Ganesh, The File->Export->Stream interface does allow the stream (GDS) file to be compressed - if you're talking about IC5141, then there's an option on the form: In IC617 (for example) you just...

View Article

Image may be NSFW.
Clik here to view.

RE: How to convert GDS file in to a readable file.

Hi Ganesh You can convert a binary gds file back to ascii format using either of the following methods: a. If you are using IC5141, I think there is already an option in the stream-out form to export...

View Article


Image may be NSFW.
Clik here to view.

RE: How to convert GDS file in to a readable file.

haha, Andrew is still faster than me. : )

View Article

Image may be NSFW.
Clik here to view.

RE: How to convert GDS file in to a readable file.

This time ;-) However, those were good additional suggestions too, Quek! Andrew.

View Article

Image may be NSFW.
Clik here to view.

RE: VerilogA model Monte Carlo Simulation - Histogram Curve

Hello Andrew, Your example working like a charm. Thank you very much for your efforts in creating this example. Basically I want to do monte carlo analysis for the circuit variables defined in VerilogA...

View Article


Image may be NSFW.
Clik here to view.

Lisp in Eclipse

Hi all, I tried to figure out how to program Lisp in Eclipse. Does anybody here has an idea about? I found that I should download Dandelion or Cusp plugin, however I can't found an up to date data for...

View Article


Image may be NSFW.
Clik here to view.

RE: Question for inserting dbid by typing on function

It can't be converted. dbId is never the same in every session of tool. If someone is writing a program, its advisable to store the dbid in a variable and pass the variable.

View Article

Image may be NSFW.
Clik here to view.

RE: Get all shapes in a specific layer hierarchically

VLS has Tools -> Area and Density Calculator as well. You may consider using it if you are fine with graphical usage. Rajesh

View Article

Image may be NSFW.
Clik here to view.

Edit .dra to add new pin with netlist name

Hello, I have two .dra files with custom ICs with some pins. Now I am trying to edit this files in Package Designer to move some pins and connected netlist names from one .dra file to the other. After...

View Article

Image may be NSFW.
Clik here to view.

port layout for different metal stacks

Hi all I am working on a layout design which needs a present layout to be ported to another lower metal stack. when i open the present layout which is at higher metal stack in lower metal stack library...

View Article


Image may be NSFW.
Clik here to view.

RE: port layout for different metal stacks

Hi Vinutha, Note that the layers are not "dropped". The data is still in the database - it's just that you can't see it because the layer-purpose pairs are not defined in the technology library. In the...

View Article

Image may be NSFW.
Clik here to view.

RE: Current carrying Capacity of filled vias

Thanks Paul!!

View Article


Image may be NSFW.
Clik here to view.

RE: Application modes - axlMiniStatusLoad & PCB Designer desperately seeking...

community.cadence.com/.../wtm_5F00_pledit.zip Dave, Thanks for your help! It took me a few days to get back to this but without your advice I fear I would have never stopped banging my head against...

View Article

Image may be NSFW.
Clik here to view.

RE: check the instance symbol change in schematic

I realize this topic is quite old but I'm trying to do the same thing. I open a cellview for read and need a skill function to determine if it requires check & save for any reason. Has anyone...

View Article


Image may be NSFW.
Clik here to view.

RE: check the instance symbol change in schematic

Hi Phill, Well, dbIsConnCurrent() will tell you if the cellView has been modified since it was last "extracted" (i.e. the last check). To see if there are any symbols which have been modified since the...

View Article

Image may be NSFW.
Clik here to view.

RE: How to set conditional tests in ADEXL to avoid running tests not needed...

Hi Angel, This can be done in ADE Assembler (the new product which is the next generation from ADE XL) in IC617. In essence you can create what are called "Run Plans" - and these can have conditions as...

View Article

Image may be NSFW.
Clik here to view.

RE: How to set conditional tests in ADEXL to avoid running tests not needed...

Thanks a lot Andrew for your prompt answer. I will contact my Account team. I was thinking also if there is a trick to speed up the PSS simulation cheating the tool to run quickly (I tried this but...

View Article
Browsing all 33813 articles
Browse latest View live