Clik here to view.
cadence product choices
Which product choice is to be selected to start orcad capture cis so that i can edit the existing dsn file. If i select oracd capture cis as product choice it will give error that this database is not...
View ArticleClik here to view.
RE: Plot expression after ADE-XL run
Hello Andrew, Glad to know I'm in the right track. I am using 6.1.7-64b.500.9. So until an update rolls out, I have to stick to hiRegTimer()? Best regards, Karam
View ArticleClik here to view.
Display current view in window title bar
Hi, Is there a way to have the window's title bar display the current view? I ask because we use Keysight's Momentum with Virtuoso and it keeps a separate layout view which is essentially identical to...
View ArticleClik here to view.
RE: Plot expression after ADE-XL run
Karam, The issues I'm thinking of should have been resolved by the version you're using, so please report this to customer support . Probably using the timer is the only workaround in the meantime (I'm...
View ArticleClik here to view.
RE: Display current view in window title bar
Er, that's exactly what it does do - shouldn't need to do anything to enable this. Maybe the Keysight Moment interface is opening the window and explicitly setting the banner? Regards, Andrew.
View ArticleClik here to view.
RE: Display current view in window title bar
Hi Andrew, All of our windows just say "Virtuoso". It's an issue with our setup then. Good to know that's the intended behaviour. Regards, Matthew
View ArticleClik here to view.
RE: Plot expression after ADE-XL run
I tried adding ?enableLegend t but it didn't help. To be fair, the legend box is captured in the image, only the text (and line color indicator) is missing. I would have been satisfied if it was the...
View ArticleClik here to view.
RE: which shape type (dynamic/static) to be used in negative power planes?
Negative planes still have their place in some designs and if you continue to use them I would recommend using Dynamic shapes. Why? Dynamic shapes will automatically void any Route Keepouts on the...
View ArticleClik here to view.
RE: hbnoise: difference between sweep-type relative harmonic=0 and absolute
Hi Andrew, Thanks for your reply. I escalated this inside my company. My colleagues from the methodology department is tackling the issue. They will probably escalate it to Cadence support team. Thanks...
View ArticleClik here to view.
Predefined Ports in Virtuoso
Hello, i have a question regarding the predefined ports in virtuoso. I noticed that stdout and poport are equal, so what is the difference between stdin and piport ? My guess is that piport is linked...
View ArticleClik here to view.
Cross Section Editor Impedance Calculator
Hi All, I am trying to use the impedance calculation in the Cross Section Editor. I have compared the results to other impedance calculators. Three different calculators give very consistent results,...
View ArticleClik here to view.
RE: ADE XL Timed Out Running Monte Carlo Simulation
Hi Andrew, Thanks for the reply. I believe I may have some compatibility issues with my installation. We are running IC6.1.7-64b.78 on RHEL 7.2 Linux 3.10.0-327.36.1.el7.x86_64 x86_64 Besides the Monte...
View ArticleClik here to view.
How to do UVM transaction recording with irun?
Can anyone explain step-by-step how to record transactions in irun? e.g, what to do in UVM source code, which options for irun and etc.? Currently I followed the instructions in...
View ArticleClik here to view.
RE: What is default port order, and how to create it?
So for everyone who confused with portOrder and CDF termOrder that is what I was able to figure out. portOrder property Each view can have portOrder property. Schematic and symbol views, when created...
View ArticleClik here to view.
Term net name changing for the pins automation using SKILL code
Hello, I am on Virtuoso IC6.1.7 I want to change by SKILL code the pins net names for a certain block. I use in my code something like : [..] term->net->name = "new_value" and I get an dbSetq...
View ArticleClik here to view.
Code coverage for sv verification envrionment
I referred to the link below but it seems it is much a historical solution. Now I am trying on IES 15.023. So is it possible to generate code coverage for sv verification environment with irun? Thanks....
View ArticleClik here to view.
RE: Term net name changing for the pins automation using SKILL code
Odin, You would need to use dbMakeNet() to create a net with the new name, and then use dbMergeNet to merge the existing net onto that new net (only the new net then survives). Regards, Andrew
View ArticleClik here to view.
RE: What is default port order, and how to create it?
I've been meaning to reply to this thread for a while - just hadn't got to it. In general, the portOrder is not that important nowadays and it's debatable whether all the consistency checks are...
View ArticleClik here to view.
RE: Parasitic exclusion
Hi Emmanuel, This can be done with a combination of parasitic filters (I'm assuming you're using the Parasitic Filters in the constraint view - selected via the Parasitics/LDE menu in ADE XL?). The...
View ArticleClik here to view.
Greg Yeric and Rob Aitken Dive into the Details
The last day of TechCon had two keynotes rich in deeper technical content, from Greg Yeric on Process Technology Limbo , and Rob Aitken, on How to Build and Connect a Trillion Things . Greg Yeric Greg...
View Article