Clik here to view.
RE: Parsevals theorem
I try it again with this simple testbench: and running pss with 5MHz fundamental (containing 21 cycles), conservative, 51 harmonics. stddev(v("/out" ?result "pss_td")) is 707.1m, as expected ....
View ArticleClik here to view.
RE: Low assertion on pin text - Part Developer 16.5
Just for anyone else looking for this answer. I'm using capture cis 17.2 and the format appears to be letter then '\'. So CS with a bar over the hole thing would be C\S\ If you wanted the same with a...
View ArticleClik here to view.
RE: Long symbol label expressions disrupting Zoom to Fit
Thanks for your response - I had already thought of that but wanted to keep the amount of files I need to maintain down to a minimum. In hindsight - your suggestion is probably a better way to go...
View ArticleClik here to view.
RE: Maintain "Persistence" of Find after done command is completed while...
Paul, I’m coming to this topic late… apologies. I had similar Find Filter concerns, along with others that I wanted to address. This might be more than what you want, but it builds off of Rik's input...
View ArticleClik here to view.
RE: Maintain "Persistence" of Find after done command is completed while...
Hi Dale, thanks for the tip. I had macros setup but the main issue I had was with the "Done" When cadence means Done - "Your Done" I do have a better handle on things now in particular the use of the...
View ArticleClik here to view.
RE: layout rotation
You can buy the "experimental circuit board" on the electronic market, and there are many regularly connected holes on it. You can plug in electronic originals and various integrated modules at random,...
View ArticleClik here to view.
RE: Maintain "Persistence" of Find after done command is completed while...
Bill in looking at your file, it strikes me that it is kind of like a Skill command that gets loaded, would that be right ?. I like the concept of what you have seems good and a time saver. Thanks Paul.
View ArticleClik here to view.
RE: Efficiency of associative array
I think I've found the cause. It's really bad practice to call 'find with...' function for associative array. A benchmark of locator method for various vectors, like dynamic array, associative array...
View ArticleClik here to view.
RE: Long symbol label expressions disrupting Zoom to Fit
The way that fitting is done is quick because it merely uses the bounding box (bBox) information that's in the database already. This propagates up from the symbols to the containing schematics (same...
View ArticleClik here to view.
RE: Parsevals theorem
It's because you don't have enough points in the shooting interval to do the DFT accurately - so you're suffering from interpolation error. If you plot the DFT you've done, you'll see the fundamental...
View ArticleClik here to view.
RE: Queue list in job policies of ADE
There's an API that is used to retrieve the queue names from LSF - this can be checked in SKILL (it's private so I won't give it out here) - but I'm fairly sure that would match what you're seeing in...
View ArticleClik here to view.
RE: Parameters Sweep in ADE-XL results in "netl err"
No, I wasn't in the loop. I just had a look at the case, but nowhere does it say you're using a pcell other than in the original description from you. Are you sure it's a pcell? The error to me looks...
View ArticleClik here to view.
RE: Change color/width of selected net via SKILL code
Thank you Lawrence! Works like a charm.
View ArticleClik here to view.
RE: Parameters Sweep in ADE-XL results in "netl err"
Thank you! Much appreciated. ADE-XL now completes the parameter sweep correctly. To answer your question: Yes, the resistor is a schematic pcell (I guess with callbacks, since pcell instance parameters...
View ArticleClik here to view.
RE: Parameters Sweep in ADE-XL results in "netl err"
The CCR that was filed for you was related to sweeping parameters on pcells which affect the structure of the underlying schematic pcell. If you have a schematic pcell, then each pcell parameter...
View ArticleClik here to view.
RE: Assura LVS Parameter Mismatch Error
It's unlikely to be Assura's fault - it's probably the rule deck (or the rule deck not being used properly). This is something that you either need to take up with the foundry (TSMC) or maybe as a...
View ArticleClik here to view.
RE: Parameters Sweep in ADE-XL results in "netl err"
Yes, definitely helps.Thanks! Sorry about the misunderstanding with the CCR - my issue was simpler. However, it would be nice to keep this CCR as it's possible I (or my fellow engineers) may sweep a...
View ArticleClik here to view.
RE: Orcad Capture - Slow Graphics response on windows 10
Exactly the same problem here.
View ArticleClik here to view.
Missing data.dm
I'm trying to fix a symbol for a cell in Virtuoso and it won't let me save the symbol because the cell doesn't have a data.dm. This cell has been through a number of iterations and it appears there has...
View ArticleClik here to view.
RE: Sense gate metal1 in pcell(lowest hierarchy) and draw metal1 path to...
Hello, i am not a Japanese and don't understand Japanese. :)
View Article