Quantcast
Channel: Jason Andrews Blog
Browsing all 33813 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

Efficiency of associative array

Hi, So far as I know, the associative array has better performance in searching items than SV queue. But in practice the improvement seems not as significant as expected when the index keep growing....

View Article


Image may be NSFW.
Clik here to view.

Parsevals theorem

Hi, I want to verify parsevals theorem in Cadence: 2.387E-3 stddev(v("/gnd" ?result "pss_td")) 2.387E-3 sqrt(integ(mag(v("/gnd" ?result "pss_td"))**2)/200e-9) 3.760E-3 sqrt(integ(mag(dft(v("/gnd"...

View Article


Image may be NSFW.
Clik here to view.

RE: Sense gate metal1 in pcell(lowest hierarchy) and draw metal1 path to...

In addition to what Tom said you might try looking at the rod* SKILL functions - each instance has a rod ID and you may be able to query shapes (like pins) inside of the PCell. By the way, if you...

View Article

Image may be NSFW.
Clik here to view.

RE: Change color/width of selected net via SKILL code

Hi Luis, I just tried the following and it seemed to work: foreach(mapcar obj geGetSelectedSet() when(obj~>objType=="line" schSetWireColor(obj "green"))) for setting the selected wire segment(s) to...

View Article

Image may be NSFW.
Clik here to view.

need document regarding voltage sources and it usage (vdc, vpulse..etc)

If any document regarding voltage sources and it usage (vdc, vpulse..etc) , please send me a link.actually i not found any thing in google .. Thanks, Abhinav

View Article


Image may be NSFW.
Clik here to view.

RE: Change color/width of selected net via SKILL code

Hi Lawrence, Thank you for your reply. This is certainly going in the right direction. However, this command would only change the color of the selected wire segment. My idea is to change the color of...

View Article

Image may be NSFW.
Clik here to view.

RE: Efficiency of associative array

The simulator uses various algorithms and optimisations for these things, there isn't any end-user control over them. I would suggest that you file a support ticket and share a testcase with the...

View Article

Image may be NSFW.
Clik here to view.

Virtuosity:Expression Builder - Now Plots ALL!

The Expression Builder has simplified writing complex expressions. It is uncluttered, intuitive and easy to use. You can evaluate expressions or plot signals for particular points from histories and...

View Article


Image may be NSFW.
Clik here to view.

RE: Sense gate metal1 in pcell(lowest hierarchy) and draw metal1 path to...

そう、そう、SKILL学生さん、そのRODリンクをよく勉強して、すぐわかりますよ。

View Article


Image may be NSFW.
Clik here to view.

RE: Change color/width of selected net via SKILL code

I should also point out (me being Mr. Pedantic) that the mapcar keyword is unnecessary here because you're not using the return value of the foreach. It actually costs more (a little) to collect the...

View Article

Image may be NSFW.
Clik here to view.

RE: need document regarding voltage sources and it usage (vdc, vpulse..etc)

This is a rather open-ended question. Did you look at /doc/analoglibref/analoglibref.pdf (or search in the Virtuoso Help menu for "analogLib" - you'll find one of the hits is Analog Library Reference -...

View Article

Image may be NSFW.
Clik here to view.

RE: How to invoke the geSaveAllForm?

It’s probably more of a UNIX-style approach to have a set of cooperating separate processes which are focussed on an individual task. So for a long time there have been external processes that allow...

View Article

Image may be NSFW.
Clik here to view.

RE: Master file is missing from schematic

What exactly is the error given? What version are you using? What do you see when you do “ls -al” in the schematic or symbol directory? What is the contents of the master.tag file in the...

View Article


Image may be NSFW.
Clik here to view.

RE: How is the netlisting done in ADE

This is a bit of an open-ended question, and it also depends on which netlister choice you’re using for AMS. For the newer UNL (Unified Netlister) it uses a combination of the Verilog netlister and the...

View Article

Image may be NSFW.
Clik here to view.

RE: How to corrupt a GDS with dbCreateParamInst

The numInst parameter creates the instance as a vector rather than a single instance. For layouts, that's a bit pointless, but for schematics you end up with a vectored name. I don't know what you mean...

View Article


Image may be NSFW.
Clik here to view.

RE: Change color/width of selected net via SKILL code

Very true. I used the mapcar during development/testing to check the return values of the function inside the loop, but left it in. Sometimes I wrap the foreach(mapcar ... with a "forall" to gain the...

View Article

Image may be NSFW.
Clik here to view.

RE: how to change the Reference Prefix of an existed part

Just adding to this answer... While editing a part go to Options>>Package Properties... in order to modify the part reference prefix. It took me forever to find that.

View Article


Image may be NSFW.
Clik here to view.

#CES2018 Cowboy Style, Pt. II

This is a continuation of my travelog of my CES experiences. If you missed it, be sure to read Part I ! January 11, 2018 Today I explored the North Hall, the automotive and 3D printing areas, not even...

View Article

Image may be NSFW.
Clik here to view.

Long symbol label expressions disrupting Zoom to Fit

I have some symbols that I've made in a Virtuoso schematic (version 6.17.709) that have some ILLabels labels containing code which evaluates to just a few characters to be displayed beside the symbol....

View Article

Image may be NSFW.
Clik here to view.

RE: Long symbol label expressions disrupting Zoom to Fit

Although not answering your question, you could create a simple function that is a wrapper around the code that you mentioned such that the function name is short. The code for this can be located in...

View Article
Browsing all 33813 articles
Browse latest View live