Clik here to view.
Capture .DSN - How to "replace" path references in the design cache and make...
When working with a Capture .DSN, I often see how the schematic symbols in the design cache is referenced to various libraries some of which are gone or originates from a location which is no longer...
View ArticleClik here to view.
Clik here to view.
License Mistake
Dear all. Today, when I run my file in Virtuoso, the dialog appeared: (icLic-23) License Virtuoso_Layout_Suite_L ("95300") is not available to run Layout-L. Would you like to tru checking out the...
View ArticleClik here to view.
Can not place ORCAD sch symbol
Hi there, we are using Cadence16.6, ORCAD CAPTURE CIS. It works fine until yesterday. All of a sudden, I can not place sch symbols from CIS Exploer. It indicated the selected symbol as RED color and...
View ArticleClik here to view.
RE: Can not place ORCAD sch symbol
I found out the reason!!!!! Everything is correct except that my ini file is READ ONLY. For some UNKOWN reaosn, Cadence need this file to be writable. After I maunually change this ini file property to...
View ArticleClik here to view.
History of ISO 26262
I have known Kurt Shuler, the VP marketing at Arteris, for some time. But this post is not going to talk about NoCs (networks-on-chips) at all. It is about the history of ISO 26262. Kurt has been on...
View ArticleClik here to view.
RE: License Mistake
First of all, posting in the comments and suggestions forum isn't the best place to ask a tool-specific question - luckily I've started monitoring questions posted there as sometimes they get...
View ArticleClik here to view.
RE: Is there the ability to check in an ADE Assembler license outside of the...
Add the call: ocnCloseSession() to the end of your script (or at least after you've finished with any of the OCEAN functionality in the script). This will release the ADE license from your OCEAN...
View ArticleClik here to view.
RE: import PSF in python
You should contact your account team over this - I can't talk about future software plans in a public forum. Regards, Andrew.
View ArticleClik here to view.
RE: License Mistake
Dear Mr. Beckett, Wow, thank you very much for your help. I can access to my file again. It's a very useful tip for me. Have a nice day! Nguyen Ngo
View ArticleClik here to view.
PVS QRC problem in Finfet Cadence GPDK
Hi, I have recently started to play with Cadence Finfet GPDK. I design a simple inverter and run Spectre simulation on schematic and it is fine. However, the documents are limited and I did not find...
View ArticleClik here to view.
Clik here to view.
Virtuoso: The Next Overture - Virtuoso RF Solution for High Frequency Product...
The new release of the Virtuoso platform (ICADVM18.1) offers groundbreaking analysis capabilities and an innovational new simulation-driven layout for more robust and efficient design implementation as...
View ArticleClik here to view.
RE: Xtalk simulation
It is not possible to extract coupled traces from PCB SI to SigXp. It does only the single net extraction. Alternately, you can do a board level crosstalk simulations by using the Probe functionality,...
View ArticleClik here to view.
Gloss- center between pads not working
I have a 0.8mm pitch BGA that I am trying to center traces between pads. For example I have 4 mil spacing (via to cline) on one side and 3.8 mil spacing on the other side. I've changed the minimum move...
View ArticleClik here to view.
RE: Cadence Liberate Characterization Help
Hi Cao, Sure. The log file is included in this ( http://ge.tt/9DDpc4s2) link. Thank you. Best regards, Hossain
View ArticleClik here to view.
App Note Spotlight: Streamline Your SystemVerilog Code, Part IV - Dynamic...
Welcome back to the fourth installment of a special multi-part edition of the App Note Spotlight, where we’ll continue highlighting an interesting app note that you may have overlooked— Simulation...
View ArticleClik here to view.
Improving Your Testbench Flexibility with Enhanced Specman Templates
Cadence® Specman® Elite delivers faster and higher quality verification at block, chip, and system levels. The tool is cloud ready, supports industry-standard verification languages, and is compatible...
View ArticleClik here to view.
RE: Design migration tool
Hi Andrew, I tried to use your skill code to convert one cell from TSMC 0.18um to TSMC 0.13um (Actually I just want to modify parameter "l" from 0.18um to 0.13um), but I got the following error:...
View ArticleClik here to view.
create a pCell with m-factor
hello experts, I guess this could be very silly/easy question but puzzles me a couple days now. I have a customized cell and want to duplicate its instances. if I just make them as instance array...
View Article