Clik here to view.
RE: Toolbar settings in Orcad Capture CIS V17.2
Yes - get the latest hotfix from Cadence support S046. Just tried this and it's working for me.
View ArticleClik here to view.
What could be the reason of *E,DLCSMD error?
Hi, I ran into an error like, *E,DLCSMD Dependent checksum module A.B:module (VST) doesn't match with the checksum that's in the header of: snapshot worklib.top_dut:sv (SSS). *F, NOSIMU: Errors...
View ArticleClik here to view.
RE: PCB DESIGN
Thank you for your reply. Could we route CAN signal(120 E) in 2 layer board.If possible,How?
View ArticleClik here to view.
Ambit Design Systems
Twenty years ago today, Cadence announced it was acquiring Ambit Design Systems. Actually, the anniversary of the announcement is really September 3rd, but since that is a public holiday this year, I...
View ArticleClik here to view.
DC offset
Hello all, I am doing a simulation to determine the DC offset of a two-stage PMOS-based differential opamp. Say, for instance I am using some technique to calibrate the DC offset of the opamp or even...
View ArticleClik here to view.
Changing drill size for a particular component in Orcad PCB Layout
I was wondering how I can increase the drill sizing (drill layer) for a component (Test Point) in Orcad Layout ? Thanks!
View ArticleClik here to view.
minimum saving to database for plotting a couple analog and digital signals...
hello exports, I have a couple analog and digital signals from verilogAMS code to plot. for now I have to save "ALL" to be able to plot them which includes a lot of other signals I don't really have to...
View ArticleClik here to view.
Whiteboard Wednesdays - What You need to Know About ISO26262-2018 2nd Edition
In this week's Whiteboard Wednesdays video, the first in a multi-part series, Scott Jacobson explores the changes in the upcoming ISO26262-2018 standard update and how they affect semiconductor design....
View ArticleClik here to view.
RE: Hierarchical ports moving around when adding and the synchronizing up...
Using W10 x64 Enterprise (US/English version) Build 17134.rs4_release. 180410-1804 Cadence Capture is: 17.2-2016 5046 (3734083) [8/12/2018] Windows SPB 64-bit Edition QIR 6 ISR 046
View ArticleClik here to view.
Impedance calculation in inner layers
I have a 6 layer board where layer 2 and layer 5 are ground and power plane other layers i.e, layer 1,3,4,6 are conducting layers. While routing on the top layer the impedance is calculated taking the...
View ArticleClik here to view.
Is assura_tech.lib file set correctly?
We installed a new PDK, but i found that assura_tech.lib file contains path to the previous PDK. Does it mean that the new PDK was installed incorrectly or setting the assura_tech.lib file is not a...
View ArticleClik here to view.
RE: Is assura_tech.lib file set correctly?
This will depend upon how the PDK was created - it's not something that can be answered generically, as it's up to the PDK provider to set this up as they see fit. There might be a document in the PDK,...
View ArticleClik here to view.
Clik here to view.
RE: How to make schematic CDF parameter become integer in AMS?
Hi Dan, This only happens for me if you eventually set the parameter to be a design variable. In other words, the netlister does not set the type of the parameter passed into the Verilog-AMS module,...
View ArticleClik here to view.
RE: DVFS feature ?
Thanks a lot Andrew, Yes, I checked and these feature is under vendor name on schematic manual. Do you know if cadence have that piece of skill code somewhere which I can use ? with my very beginning...
View ArticleClik here to view.
RE: DVFS feature ?
Nhumai, We don't have this vendor's SKILL code (and even if we did, we wouldn't be able to give it away as it's not ours). I'm not aware of any example that does the same (of course I don't know...
View ArticleClik here to view.
RE: DVFS feature ?
Thanks Andrew, I might try to write it with help on the forum Nhumai
View ArticleClik here to view.
skill code to automatically connect power pins in schematic
HI All, I need to drop a piece of wire and correct power name on the pins of all the symbol in my schematic. Which mean I need to connect power automatically. I don't know who to start since I am a...
View ArticleClik here to view.
RE: skill code to automatically connect power pins in schematic
Hi Nhumai, Try pressing the Space Bar which should invoke the schHiCreateWireStubs() function - for one or more instance(s) it can create wire stubs at all or specified terminals; you can 'register'...
View ArticleClik here to view.
RE: skill code to automatically connect power pins in schematic
Hi Lawrence, I tried it and it is working but I do have couple questions about it 1/ how can I register terminal ? 2/ how can I control the length and the direction of the piece of wire...
View Article