RE: #ifdef #else #endif inside module instantiation in Verilog

As ever though, this highlights why it's better to submit a runnable testcase rather than a broken code fragment that has multiple errors in it!