Quantcast
Channel: Jason Andrews Blog
Viewing all articles
Browse latest Browse all 33813

RE: QRC conflictiong name spaces

$
0
0
Hi Saloni, thank you for your help, I now fixed the "conflicting name spaces" warning as you explained. I was actually running the QRC-FS extraction on selected nets. The warning doesn't show up anymore. Also the Poly1 capacitance was somehow fixed (even if I don't realize how these two issues are related). Unfortunately I still have an issue, since the QRC is not reporting any capacitance from a huge metal rectangle toward an underlying nwell (they are connected to different nets, and I expect several hundreds of femtoFarads). Do you have any other hints? Here is the QRC command file, as you requested (this time without QRCFS). Best regards, Filippo # # OPTION COMMAND FILE created by Cadence Extraction QRC UI Version 11.1-p001 # capacitance \ -decoupling_factor 1.0 \ -ground_net "gnd" extract \ -selection "all" \ -type "rc_coupled" extraction_setup \ -array_vias_spacing auto \ -max_fracture_length infinite \ -max_fracture_length_unit "SQUARES" \ -max_via_array_size \ "auto" \ -net_name_space "SCHEMATIC" filter_cap \ -exclude_self_cap true filter_coupling_cap \ -coupling_cap_threshold_absolute 0.001 \ -coupling_cap_threshold_relative 1e-05 filter_res \ -min_res 0.001 global_nets \ -nets_file "/home/mele/cadence6/ASSURA_LVS/spx10c2_top_SHIELD_TG_RRES/qrc.GLOBAL.nets" input_db -type assura \ -design_cell_name "spx10c2_top_SHIELD_TG_RRES layout wk_spx10" \ -directory_name "/home/mele/cadence6/ASSURA_LVS/spx10c2_top_SHIELD_TG_RRES" \ -format "DFII" \ -library_definitions_file "/home/mele/cadence6/cds.lib" \ -run_name "LVS" mos_diffusion_parameter_extraction \ -res "fast" output_db -type extracted_view \ -cap_component "pcapacitor auLvs PRIMLIB" \ -cap_property_name "c" \ -enable_cellview_check false \ -include_cap_model "false" \ -include_parasitic_cap_model "false" \ -include_res_model "false" \ -include_parasitic_res_model "false" \ -include_parasitic_res_width false \ -include_parasitic_res_width_drawn false \ -postprocess_extracted_view "" \ -res_component "presistor auLvs PRIMLIB" \ -res_property_name "r" \ -view_name "RCX_m35_mele_30x35_nwell" output_setup \ -temporary_directory_name "LVS" process_technology \ -technology_corner \ "Typical" \ -technology_library_file "/home/mele/cadence6/assura_tech.lib" \ -technology_name "c35b4c3" \ -temperature \ -35

Viewing all articles
Browse latest Browse all 33813

Trending Articles