hello experts, in VerilogA, "reg" is not supported in Cadence yet even it's described in the Cadence version of VerilogA manual, and I'm having a hard time to pass some text string into integer value (ideally into bit values). I can not access individual bit of a string type. seems wire [] array is type of node and therefore I can't use it in assignment. anyway, I'm seeking for someway to convert string like "Hello World" into integer (ascii) values. thanks a lot, David![]()
↧