You can't do this in VerilogA (you can't really create frequency-domain descriptions, and certainly not this kind of measurement). Typically such a test of a calibration loop would be done with the ADE XL (or Assembler) "pre-run script" mechanism. Andrew.![]()
↧