RE: Verilog-A import variables from file

Wouldn't the simplest thing be to create a file with all the real var_NN=val; lines in, and then include it into your model using `include ? Otherwise you're still going to need to declare all the variables, even if you did write some code to read the values from a file in an analog initial block (say). Regards, Andrew.