Clik here to view.
RE: How do I port a signal (reference data) from testbench to RTL module?
Thank you that seems working.
View ArticleClik here to view.
RE: Updating a form in Skill
Hi Lawrence, thanks for your detailed explanation , it is very useful for me. Best regards, Matthias
View ArticleClik here to view.
How do I add a compiled .a library to SV + DPI-C cosimulation?
I use UVM+SV+HDL test environment, and an existing C application. I intend to to run a cosimulation. The C app is ANSI C, has existing make file but it calls an 3rd party .a library. And it generates...
View ArticleClik here to view.
RE: Analyse the Functional Coverage of list of failing test case.
Thank you Stephen. Your solution is meant for Client Server Vmanager which I am yet to migrate. Also wanted to avoid additional scripting and was hoping to get a solution in GUI mode only. Luckily I...
View ArticleClik here to view.
RE: Analyse the Functional Coverage of list of failing test case.
Ah, OK. If you're using Enterprise Manager, then there is no simple way to get a report of unique cover hits for any tests, but you can set the configuration to show coverage for failing tests in the...
View ArticleClik here to view.
RE: Analyse the Functional Coverage of list of failing test case.
Hi All, Have found the solution meanwhile. Solution : Disable the default exclusion of failing test coverage. From Vamanger GUI, follow following step 1. Click Config icon -> Click Vplan Tab. 2. For...
View ArticleClik here to view.
RE: Analyse the Functional Coverage of list of failing test case.
Just did the same in Enterprise Manager. Wish you could have told a bit earlier. New year resolution Migrate to CS Vmanager .
View ArticleClik here to view.
RE: Analyse the Functional Coverage of list of failing test case.
:D Enterprise Manager has been "dead" for so long that I forget people still use it here and there!
View ArticleClik here to view.
RE: Reading SVSEED set by IUS,vamanger
Is there a way set SVSEED in the interactive session of NCSIM? So far I have been doing this with "reinvoke simulator" option and editing irun -seed command argument in the reinvoke dialogue box. I...
View ArticleClik here to view.
RE: How to accelerate ncelab phase when invoking irun?
To speed up elabration phase time Cadence recommends the Cadence's Multi Stage Incremental Elaboration (MSIE) flow. You can find Rapid Adaption Kit to adapt to this flow quickly. Regards, Sumeet.
View ArticleClik here to view.
Ploughing 1 TB of RAM with Twenty x86 Oxen and 10,000 RISC-V Chickens
OK, that wins the prize for best title of a presentation in the recent RISC-V workshop, or pretty much any workshop. I couldn't resist using it aa a title for this post. Can you say click-bait? You'll...
View ArticleClik here to view.
RE: different drop down lists in same column in grid
Hi Dave Thank you, It certainly works if setting it on the individual cell. I only initialized the column, but now changed the cell and it works like a wonder. Thanks again Ole
View ArticleClik here to view.
Programmable version of leHiCreateBus
Hi, I'm looking to create a bus of wires using skill but the only function that I can see, leHiCreateBus, expects human input. Is there a more programmable version somewhere that I'm not seeing? If...
View ArticleClik here to view.
RE: Programmable version of leHiCreateBus
Hi Matthew, you can take a look at the Virtuoso Relative Object Design (ROD) User Guide. There are several code examples, including one on how to create a Bus. Best regards, Matthias
View ArticleClik here to view.
RE: Programmable version of leHiCreateBus
Hi Matthias, Thanks for the suggestion. The section on multi-part paths looks to be what I need. Regards, Matthew
View ArticleClik here to view.
RE: Netgroups between hierarchical blocks
I think I figured it out. One option I missed in the Place NetGroup was the Instance Name. By default it take on the NetGroup definition name, but can be changed. So when I place the netgroup, I change...
View ArticleClik here to view.
PCB Layout and Schematic capture suite availability for Linux environment
Hi, Last post regarding the same was about 4 years ago. Are there any products from cadence which covers Schematic Capture and PCB Layout which works in Linux ? If available, how can I get a trial...
View ArticleClik here to view.
RE: Programmable version of leHiCreateBus
I should point out that leHiCreateBus does a whole lot more than just creating a multi-part path does - but if you just want a subset of its features, maybe that's sufficient... It's really intended to...
View ArticleClik here to view.
Clik here to view.
RE: ADE XL no jobs get started
So what was the actual solution? (I'm in RHEL7 so I couldn't just copy/paste your code) Is it just a matter of getting rid ofthose stupid warnings from start up being seemingly unrelated but stopping...
View Article