Clik here to view.
RE: Developing an Idea
A bit of an open question, but maybe you should contact Sales - potentially if you need help in the Design Process, it could be done as a service. Anyway, suggest you use the Contact Us link on...
View ArticleClik here to view.
RE: skill script to add layout pin for given metal intersect
More questions or possible ways to get a solution. Are you looking for help on writing or something already written? Is there more than two layers involved? You could do a search for the two layers...
View ArticleClik here to view.
RE: Adding Waveform function to Maestro
Hi Andrew, My current Virtuoso sub-version is ICADV12.3-64b.500.19 (I have worked before with ICADV12.1-64b.500.15.2 and plotting single signals worked as expected). Maybe (if possible) you can provide...
View ArticleClik here to view.
三维建模与电磁场分析新工具——3D Workbench
在Cadence 公司刚刚发布的 Sigrity 2018 版本中，介绍了全新的三维建模与电磁场仿真工具—— 3D Workbench 。它具有当前市场上主流 3D CAD 产品的用户界面（ GUI ），采用了经业界多年验证的 PowerSI ® 3D-EM 仿真引擎（ Engine ）与多样且高效的网格划分（ Mesh ）选项 。 它的出现弥补了机械与电气仿真领域的隔阂。通过支持机械设计导入，...
View ArticleClik here to view.
RE: Adding Waveform function to Maestro
Ivick, I don't recall this happening in that version, and since it's recent I would have expected to have seen it. So it sounds a bit strange to me. To be sure, I am doing the plot from the context...
View ArticleClik here to view.
RE: Detecting floating node in schematic in Verilog-A code
Thanks, Andrew, for the suggestion. I also planned to solve this issue by sensing the current at the floating terminal (after connecting it to the ground). This will solve the issue, albeit but won't...
View ArticleClik here to view.
Characterizing cells with verilog-A models for components
Hi, I am trying to characterize the basic cells (Inverter for example) using liberate 15. The technology we are using deosn't have a PMOS transistor so the inverter is implemented using T-R logic. The...
View ArticleClik here to view.
RE: skill script to add layout pin for given metal intersect
Hi Andrew, I could scramble only upto following code. I am having difficulty to iterate over list of shapes. If its fairy quick, do you mind giving me actual code ?. Here is what I could write M8 =...
View ArticleClik here to view.
RE: skill script to add layout pin for given metal intersect
Here's something to get you started. Disclaimer dont know env and I did some simple tests of the functionality of the script. Edit the script to your application. How to: set the layers you want to pin...
View ArticleClik here to view.
PCB Editor is slow or app stop woking when I trie to move a part or symbol
Hi, I am having a lot of problems with PCB editor application. Always, when I trie to move a symbol or any part on the canvas it takes a lot of time and some times the application takes a lots of time...
View ArticleClik here to view.
How to delete components using script
I need to delete a bunch of components (like 100 caps), I tried looking around the command to find a component using console commands but not luck. What's the script equivalent of Find->component
View ArticleClik here to view.
RE: Pin mismatch between Symbols and Schematics
Hi Anuradha The CDL netlist needs to have "PININFO" lines so that the correct pin types (input, output inputOutput) can be created during spice-in. E.g. .SUBCKT inv1 GND IN OUT VDD *.PININFO IN :I...
View ArticleClik here to view.
RE: Missing libraries when running Innovus Clock Tree Synthesis
Hello, Please run "which innovus" and check if the innovus executable is being taken from your latest Innovus itself. This error can come up when Innovus executable is being picked up from Genus -...
View ArticleClik here to view.
RE: axlDBGetDesign()->pins returns nil?
axlDBGetDesign()~>components~>pins will do the trick
View ArticleClik here to view.
Probe net across schematic hierarchy through vsource
Hi I generally have lot of current probes in schematics using 0V Voltage sources. I add a net probe with geAddNetProbe() and I would like to continue the probe(on the otherside of the 0V sources)...
View ArticleClik here to view.
Clik here to view.
how to reduce power in post layout simulation
hello everyone, how via in a layout is affect the power consumption?? and how we use via to minimize the power consumption if it possible?? how we draw layout effectively plz give the valuable...
View ArticleClik here to view.
RE: DLCSMD Errors
Thanks for the good ideas to bring it. I know a lot more. :) แทงบอล :J
View ArticleClik here to view.
Generate SDF for custom digital layout
Hi, I want to know what is the procedure that I have to follow in order to generate an SDF file from a custom digital layout I made using Virtuoso. I have the Verilog of the standard cells I used...
View ArticleClik here to view.
Skill code for selected pins move to left edge of the corresponding metals
Hi all, I have lot pins to move left edge of the block and it should not to go beyond corresponding metal. Example: I have 3 metals M3 Drawing over that M3 pins was placed. those pins to move left...
View Article