Thank you. Actually I checked the code line by line and if I understood it correctly it is a common mode voltage for the output. However, it is strange that output common mode voltage doesn't change when I vary the vref.![]()
↧