RE: Convert schematic to Verilog file

Please read the forum guidelines - posting a very specific question in a 5 year old general thread is definitely against the guidelines. Assuming you're talking about the Verilog netlister in Virtuoso, you can do this with the variable (can enter in the CIW or the .simrc file): vlogExpandIteratedInst = t Regards, Andrew.